**ISO 9141** 

SERIAL LINK DRIVER



# Automotive ISO 9141 Serial Link Driver

The MC33199D is a serial interface circuit used in diagnostic applications. It is the interface between the microcontroller and the special K and L Lines of the ISO diagnostic port. The MC33199D has been designed to meet the "Diagnosis System ISO 9141" specification.

The device has a bi–directional bus K Line driver, fully protected against short circuits and over temperature. It also includes the L Line receiver, used during the wake up sequence in the ISO transmission.

The MC33199 has a unique feature which allows transmission baud rate up to 200 k baud.

- Electrically Compatible with Specification "Diagnosis System ISO 9141"
- Transmission Speed Up to 200 k Baud
- Internal Voltage Reference Generator for Line Comparator Thresholds
- TXD, RXD and LO Pins are 5.0 V CMOS Compatible
- High Current Capability of DIA Pin (K Line)
- Short Circuit Protection for the K Line Input
- Over Temperature Shutdown with Hysteresis
- Large Operating Range of Driver Supply Voltage
- Full Operating Temperature Range
- ESD Protected Pins







#### **ORDERING INFORMATION**

Device	Operating Temperature Range	Package
MC33199D	$T_A = -40^\circ$ to +125°C	SO-14

© Motorola, Inc. 1996

#### MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
V <sub>S</sub> Supply Pin DC Voltage Range Transient Pulse (Note 2)	VS V <sub>pulse</sub>	-0.5 to +40 -2.0 to +40	V
V <sub>CC</sub> Supply DC Voltage Range	VCC	-0.3 to +6.0	V
DIA and L Pins (Note 2) DC Voltage Range Transient Pulse (Clamped by Internal Diode) DC Source Current DIA Low Level Sink Current	_	-0.5 to +40 -2.0 -50 Int. Limit	V V mA mA
TXD DC Voltage Range	_	–0.3 to V <sub>CC</sub> + 0.3	V
REF–IN DC Voltage Range VS < VCC VS > VCC	_	–0.3 to V <sub>CC</sub> –0.3 to V <sub>S</sub>	V
ESD Voltage Capability (Note 3)	V(ESD)	±2000	V

NOTES: 1. The device is compatible with Specification: "Diagnosis System ISO 9141".

2. See the test circuit (Figure 23). Transient test pulse according to ISO 76371 and DIN 40839; highest test levels.

3. Human Body Model; C = 100 pF, R = 1500  $\Omega$ .

## THERMAL RATINGS

Rating	Symbol	Value	Unit
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Operating Junction Temperature	Тj	-40 to +150	°C
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	180	°C/W
Maximum Power Dissipation (@ $T_A = 105^{\circ}C$ )	PD	250	mW

### $\textbf{ELECTRICAL CHARACTERISTICS} \hspace{0.2cm} (-40^{\circ}C \leq T_{A} \leq 125^{\circ}C, \hspace{0.2cm} 4.5 \hspace{0.2cm} V \leq V_{CC} \leq 5.5 \hspace{0.2cm} V, \hspace{0.2cm} 4.5 \hspace{0.2cm} V \leq V_{S} \leq 20 \hspace{0.2cm} V, \hspace{0.2cm} unless \hspace{0.2cm} otherwise \hspace{0.2cm} V_{CC} \leq 5.5 \hspace{0.2cm} V, \hspace{0.2cm} 4.5 \hspace{0.2cm} V \leq V_{S} \leq 20 \hspace{0.2cm} V, \hspace{0.2cm} unless \hspace{0.2cm} otherwise \hspace{0.2cm} V_{CC} \leq 5.5 \hspace{0.2cm} V, \hspace{0.2cm} 4.5 \hspace{0.2cm} V \leq V_{S} \leq 20 \hspace{0.2cm} V, \hspace{0.2cm} unless \hspace{0.2cm} otherwise \hspace{0.2cm} V_{CC} \leq 5.5 \hspace{0.2cm} V, \hspace{0.2cm} 4.5 \hspace{0.2cm} V \leq V_{S} \leq 20 \hspace{0.2cm} V, \hspace{0.2cm} unless \hspace{0.2cm} otherwise \hspace{0.2cm} V_{S} \leq 125^{\circ}C, \hspace{0.2cm} 4.5 \hspace{0.2cm} V \leq \leq 125^{\circ}C, \hspace{0.2cm} 4.5 \hspace{0.2cm} V$

noted. Typical values reflect approximate mean at 25°C	, nominal V <sub>CC</sub> and V <sub>S</sub> , at time of device characterization.)

Characteristic	Symbol	Min	Тур	Max	Unit
V <sub>CC</sub> PIN 1					
V <sub>CC</sub> Supply Voltage Range	Vcc	4.5	-	5.5	V
V <sub>CC</sub> Supply Current (Note 1)	ICC	0.5	1.0	1.5	mA
REF-IN-L PIN 2 AND REF-IN-K PIN 3	•			•	
REF–IN–L and REF–IN–K Input Voltage Range For $0 < V_S < V_{CC}$ For $V_{CC} < V_S < 40 V$	Vinref	2.0 2.0		V <sub>CC</sub> – 2.0 V V <sub>S</sub> – 1.0 V	V
REF-IN-L and REF-IN-K Inputs Currents	IVIN	-5.0	-	5.0	μΑ
LO PIN 4					
LO Open Collector Output Low Level Voltage @ I <sub>out</sub> = 1.0 mA Low Level Voltage @ I <sub>out</sub> = 4.0 mA	VOL		0.34	0.7 0.8	V
RXD PIN 5					
Pull–Up Resistor to V <sub>CC</sub>	R <sub>RXD</sub>	1.5	2.0	2.5	kΩ
Low Level Voltage @ I <sub>OUt</sub> = 1.0 mA	VOL	-	0.3	0.7	V
		1	1		

**NOTES:** 1. Measured with TXD =  $V_{CC}$ , 11 =  $V_S$ , DIA and L high, no load. REF–IN–L and REF–IN–K connected to REF–OUT. 2. 0 <  $V_{CC}$  < 5.5 V, 0 <  $V_S$  < 40 V, 0 <  $V_{DIA}$  < 20 V, TXD high or floating. 3. When an over temperature is detected, the DIA output is forced "off".

When an over temperature is declede, the Div output's forced on .
 0 < V<sub>C</sub> < 5.5 V, 0 < V<sub>S</sub> < 40 V, 0 < V<sub>L</sub> < 20 V.</li>
 At static "High" or "Low" level TXD, the current source 11 delivers a current of 3.0 mA (typ). Only during "Low" to "High" transition, does this current increase to a higher value in order to charge the K Line capacitor (CL < 4.0 nF) in a short time (see Figure 3).</li>
 Measured with TXD = V<sub>CC</sub>, I1 = V<sub>S</sub>, DIA and L high, no load, REF–IN–L and REF–IN–K connected to REF–OUT.

ELECTRICAL CHARACTERISTICS (continued) (- 40°C $\leq$ T <sub>A</sub> $\leq$ 125°C, 4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V, 4.5 V $\leq$ V <sub>S</sub> $\leq$ 20 V, unless otherwise
noted. Typical values reflect approximate mean at 25°C, nominal V $_{CC}$ and V $_{S}$ , at time of device characterization.)

Characteristic	Symbol	Min	Тур	Max	Unit
TXD PIN 6	•			•	-
High Level Input Voltage	VIH	0.7 V <sub>CC</sub>	2.8	-	V
Low Level Input Voltage	VIL	-	2.0	0.3 V <sub>CC</sub>	V
Input Current @ 0 < V <sub>S</sub> < 40 V TXD at High Level TXD at Low Level	IH IL	-200 -600		30 –100	μΑ
DIA INPUT/OUTPUT PIN 9	·			•	•
Low Level Output Voltage @ I = 30 mA	VOL	0	0.35	0.8	V
Drive Current Limit	l <sub>Lim</sub>	40	_	120	mA
High Level Input Threshold Voltage (REF–IN–K Connected to REF–OUT)	VIH	V <sub>ref</sub> min + 0.25 V	V <sub>ref</sub> + 0.325 V	V <sub>ref</sub> max + 0.4 V	V
Low Level Input Threshold Voltage (REF–IN–K Connected to REF–OUT)	VIL	V <sub>ref</sub> min - 0.2 V	V <sub>ref</sub> - 0.125 V	V <sub>ref</sub> max – 0.05 V	V
Input Hysteresis	V <sub>Hyst</sub>	300	450	600	mV
Positive Clamp @ 5.0 mA	V <sub>Cl+</sub>	37	40	44	V
Negative Clamp @ - 5.0 mA	V <sub>CI</sub> –	-1.5	-0.6	-0.3	V
Leakage Current (Note 2)	lLeak	4.0	10	16	μA
Over Temperature Shutdown (Note 3)	T <sub>Lim</sub>	155	_	-	°C
L INPUT PIN 12				•	•
High Level Input Threshold Voltage (REF–IN–L Connected to REF–OUT)	VIH	V <sub>ref</sub> min + 0.25 V	V <sub>ref</sub> + 0.325 V	V <sub>ref</sub> max + 0.4 V	V
Low Level Input Threshold Voltage (REF–IN–L Connected to REF–OUT)	VIL	V <sub>ref</sub> min - 0.2 V	V <sub>ref</sub> - 0.125 V	V <sub>ref</sub> max - 0.05 V	V
Input Hysteresis	V <sub>Hyst</sub>	300	450	600	mV
Leakage Current (Note 4)	ILeak	4.0	10	16	μA
Positive Clamp @ 5.0 mA	V <sub>Cl+</sub>	37	40	44	V
Negative Clamp @ - 5.0 mA	V <sub>CI</sub> –	-1.5	-0.6	-0.3	V
11 PIN 11				·	
Static Source Current	l1 <sub>S</sub>	-4.0	-3.0	-2.0	mA
Static Saturation Voltage ( $I1_S = -2.0$ mA)	V <sub>I1(sat)</sub>	V <sub>S</sub> – 1.2	V <sub>S</sub> – 0.8	VS	V
Dynamic Source Current (Note 5)	l1 <sub>d</sub>	-120	-80	-40	mA
Dynamic Saturation Voltage ( $I_{I1(Sat)} = -40 \text{ mA}$ )	VI1(dsat)	V <sub>S</sub> – 2.7	V <sub>S</sub> -0.85	VS	V
VS PIN 13	• 				
VS Supply Voltage Range	VS	4.5	_	20	V
		0.5	1.0		

VS Supply Current (Note 6)

NOTES: 1. Measured with TXD = V<sub>CC</sub>, I1 = V<sub>S</sub>, DIA and L high, no load. REF–IN–L and REF–IN–K connected to REF–OUT.
2. 0 < V<sub>CC</sub> < 5.5 V, 0 < V<sub>S</sub> < 40 V, 0 < V<sub>DIA</sub> < 20 V, TXD high or floating.</li>
3. When an over temperature is detected, the DIA output is forced "off".
4. 0 < V<sub>CC</sub> < 5.5 V, 0 < V<sub>S</sub> < 40 V, 0 < V<sub>L</sub> < 20 V.</li>
5. At static "High" or "Low" level TXD, the current source I1 delivers a current of 3.0 mA (typ). Only during "Low" to "High" transition, does this current increase to a higher value in order to charge the K Line capacitor (CL < 4.0 nF) in a short time (see Figure 3).</li>
6. Measured with TXD = V<sub>CC</sub>, I1 = V<sub>S</sub>, DIA and L high, no load, REF–IN–L and REF–IN–K connected to REF–OUT.

IS

0.5

1.3

2.0

mΑ

**ELECTRICAL CHARACTERISTICS (continued)** (- 40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C, 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, 4.5 V  $\leq$  V<sub>S</sub>  $\leq$  20 V, unless otherwise noted. Typical values reflect approximate mean at 25°C, nominal V<sub>CC</sub> and V<sub>S</sub>, at time of device characterization.)

	00	0.		,	
Characteristic	Symbol	Min	Тур	Max	Unit
REF-OUT PIN 14	•		•		•
Output Voltage 3.0 < V <sub>S</sub> < 5.6 V and I <sub>RO</sub> = $\pm$ 10 µA 5.6 < V <sub>S</sub> < 18 V and I <sub>RO</sub> = $\pm$ 10 µA 18 < V <sub>S</sub> < 40 V and I <sub>RO</sub> = $\pm$ 10 µA	V <sub>ref</sub>	2.7 0.5 x Vs 8.5	- - -	3.3 0.56 x V <sub>S</sub> 10.8	V
Maximum Output Current	lout	-50	-	50	μA
Pull–Up Resistor to V <sub>CC</sub>	R <sub>PU</sub>	3.0	8.0	12	kΩ

NOTES: 1. Measured with TXD = V<sub>CC</sub>, I1 = V<sub>S</sub>, DIA and L high, no load. REF–IN–L and REF–IN–K connected to REF–OUT.
2. 0 < V<sub>CC</sub> < 5.5 V, 0 < V<sub>S</sub> < 40 V, 0 < V<sub>DIA</sub> < 20 V, TXD high or floating.</li>
3. When an over temperature is detected, the DIA output is forced "off".
4. 0 < V<sub>CC</sub> < 5.5 V, 0 < V<sub>S</sub> < 40 V, 0 < V<sub>L</sub> < 20 V.</li>
5. At static "High" or "Low" level TXD, the current source I1 delivers a current of 3.0 mA (typ). Only during "Low" to "High" transition, does this current increase to a higher value in order to charge the K Line capacitor (CL < 4.0 nF) in a short time (see Figure 3).</li>
6. Measured with TXD = V<sub>CC</sub>, I1 = V<sub>S</sub>, DIA and L high, no load, REF–IN–L and REF–IN–K connected to REF–OUT.

<b>DYNAMIC CHARACTERISTICS</b> (- 40°C $\leq$ T <sub>A</sub> $\leq$ 125°C, 4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V, 4.5 V $\leq$ V <sub>S</sub> $\leq$ 20 V, unless otherwise noted
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Characteristic	Symbol	Min	Тур	Max	Unit
Transmission Speed	1/t Bit	0	-	200 k	Baud
High or Low Bit Time	t Bit	5.0	-	-	μs
RXD Output Low to High Transition Delay Time High to Low Transition Delay Time	<sup>t</sup> RDR <sup>t</sup> RDF			450 450	ns
LO Output Low to High Transition Delay Time High to Low Transition Delay Time	<sup>t</sup> LDR <sup>t</sup> LDF			2.0 2.0	μs
DIA Output Low to High Transition Delay Time High to Low Transition Delay Time	<sup>t</sup> DDR <sup>t</sup> DDF			650 650	ns
I1 Output (V <sub>S</sub> – I1 > 2.7 V) Rise Time Hold Time	<sup>t</sup> l1R <sup>t</sup> l1F	_ 1.5		0.3 4.5	μs

#### Figure 1. TXD to DIA AC Characteristic



Figure 2. DIA to TXD and L to LO AC Characteristics





Figure 3. Current Source I1 AC Characteristics



At static "High" or "Low" level TXD, the current source I1 delivers a current of 3.0 mA (typ). Only during "Low" to "High" transition, does this current increase to a higher value in order to charge the K Line capacitor (CI < 4.0 nF) in a short time.





#### Figure 5. Logic Diagram and Application Schematic



Figure 6. Typical Application with Several ECUs









Figure 23. Transient Test Circuit Using Schaffner Generator



Test pulses are directly applied to V<sub>S</sub> and via a capacitor of 1.0 nF to DIA and L. The voltage V<sub>S</sub> is limited to -2.0 V/40 V by the transient suppressor diode D1. Pulses can occur simultaneously or separately.

### INTRODUCTION

The MC33199 is a serial interface circuit used in diagnostic applications. It is the interface between the microcontroller and the special K and L Lines of the ISO diagnostic port. The MC33199 has been designed to meet the "Diagnosis System ISO 9141" specification.

This product description will detail the functionality of the device (see simplified application). The power supply and reference voltage generator will be discussed followed by the path functions between MCU, K and L Lines. A dedicated paragraph will discuss the special functionality of the I1 pin in it's ability to accommodiate high baud rate transmissions.

#### **Power Supplies and Reference Voltage**

The device requires two power supplies to be used; a 5.0 V supply, V<sub>CC</sub>, which is normally connected to the MCU supply. The device V<sub>CC</sub> pin is capable of sinking typically 1.0 mA during normal operation. A V<sub>bat</sub> supply voltage, V<sub>S</sub>, is normally tied to the car's battery voltage. The V<sub>bat</sub> pin can sustain up to 40 V dc. Care should be taken to provide any additional reverse battery and transient voltage protection in excess of 40 V.

The voltage reference generator is supplied from both V<sub>CC</sub> and V<sub>bat</sub> pins. The voltage reference generator provides a reference voltage for the K and L Line comparator thresholds. The reference voltage is dependant on the V<sub>bat</sub> voltage; it is linear in relation to the V<sub>bat</sub> voltage for all V<sub>bat</sub> voltages between 5.6 V and 18 V. Below 5.6 V and over 18 V the reference voltage is clamped (see Figure 11). The REF–OUT pin connects the reference voltage out externally making it available for other application needs. The REF–OUT pin is capable of supplying a current of 50  $\mu$ A (see Figure 12).

#### Path Functions Between MCU, K and L Lines

The path function from the MCU to the K Line uses a driver to interface directly with the MCU through the TXD pin. The TXD pin is CMOS compatible. This driver controls the On–Off conduction of the power transistor. When the power transistor is On, it pulls the DIA pin low. This pin is known as K Line in the ISO 9141 specification. The DIA pin structure is open collector and requires an external pull-up resistor for use. Having an open collector without an internal pull-up resistor allows several MC33199 to be connected to the K Line while using a single pull-up resistor for the system (see Figure 6). In order to protect the DIA pin against short circuits to Vbat, the MC33199 incorporates an internal current limit (see Figure 16) and thermal shutdown circuit. The current limit feature makes it possible for the device to drive a K Line bus having a large parasitic capacitor value (see Special Functionality of I1 pin below).

The path from the DIA pin, or K Line, to the MCU is done through a comparator. The comparator threshold voltage is connected to REF–IN–K pin. It can be tied to the REF–OUT voltage if a V<sub>bat</sub> dependant threshold is required in the application. The second input of this comparator is connected internally to DIA pin. The output of this comparator is available at the RXD output pin and normally connects to an MCU I/O port. RXD pin has a 2.0 k $\Omega$  internal pull–up resistor.

The path from the L Line, used during a wake–up sequence of the transmission, to the MCU is done through a second comparator. The comparator threshold voltage is connected to REF–IN–L pin. The REF–IN–K pin can be tied to the REF–OUT voltage if a  $V_{bat}$  dependant threshold is required in the application. The second input of this comparator is internally connected to L pin. The output of this comparator is available on LO output pin, which is also an open collector structure. The LO pin is normally connected to an MCU I/O port.

The DIA and L pins can sustain up to 40 V dc. Care should be taken to protect these pins from reverse battery and transient voltages exceeding 40 V.

The DIA and L pins both have internal pull–down current sources of typically 7.5  $\mu$ A (see Figure 14). The L Line exhibits a 10  $\mu$ A pull–down current. The DIA pin has the same behavior when it is in "off" state, that is when TXD is at logic high level.

#### **Special Functionality of I1 Pin**

The MC33199 has a unique feature which accommodates transmission baud rates of up to 200 k baud. In practice, the K Line can be several meters long and have a large parasitic capacitance value. Large parasitic capacitance values will slow down the low to high transition of the K Line and limit the baud rate transmission. For the K Line to go from low to high level, the parasitic capacitor must first be charged, and can only be charged through the pull–up resistor. A low pull–up resistor value would result in fast charge time of the capacitor but also large output currents to be supplied causing a high power dissipation in the driver.

To avoid this problem, the MC33199 incorporates a dynamic current source which is temporarily activated at the low to high transition of the TXD pin when the DIA pin or K Line switches from a low to high level (see Figures 3 and 4).

This current source is available at the I1 pin. The I1 pin has a typical current capability of 80 mA. It is activated for 4.0  $\mu$ s (see Figures 21 and 22) and is automatically disabled after this time. During this time it will charge the K Line parasitic capacitor. This extra current will quickly increase the K Line voltage up to V<sub>bat</sub>, resulting in a reduced rise time of the K Line. With this feature, the MC33199 ensures baud rate transmission of up to 200 k baud.

During high to low transitions of the K Line, the parasitic capacitor of the line will be discharged by the output transistor of the DIA pin. In this case, the total current may exceed the internal current limitation of the DIA pin. If so, the current limit circuit will activate, limiting the discharge current to typically 60 mA (see Figures 4 and 16).

If a high baud rate is necessary, the I1 pin should be connected to the DIA as shown in the typical application circuit shown in Figure 5. The I1 pin can be left open, if the I1 functionality and high baud rate are not required for the application.

## **PIN DESCRIPTION**

#### Pin 1: VCC

Power Supply pin; typically 5.0 V and requiring less than 1.5 mA.

#### Pin 2: REF-IN-L

Input reference for C2 comparator. This input can be connected directly to REF–OUT with or without a resistor network or to an external reference.

#### Pin 3: REF-IN-K

Input reference for C1 comparator. This input can be connected directly to REF–OUT with or without a resistor network or to an external reference.

#### Pin 4: LO

Output of C2 comparator and normally connected to a microcontroller I/O. If L input > (REF–IN–L + Hyst/2); output LO is in high state. If L< (REF–IN–L – Hyst/2); output LO is in low state and the output transistor is "on". This pin is an open collector structure and requires a pull–up resistor to be connected to V<sub>CC</sub>. Output drive capability of this output is 5.0 mA.

#### Pin 5: RXD

Receive output normally connected to a microcontroller I/O. If DIA input > (REF–IN–L + Hyst/2); output LO is in high state. If DIA < (REF–IN–L – Hyst/2); output LO is in low state and the output transistor is "on". This pin has an internal pull–up resistor (typically 2.0 k $\Omega$ ) connected to V<sub>CC</sub>. Drive capability of this output is 5.0 mA.

#### Pin 6: TXD

Transmission input normally connected to a microcontroller I/O. This pin controls the DIA output. If TXD is high, the output DIA transistor is in the "off" state. If TXD is low, the DIA output transistor is "on".

#### Pin 9: DIA

Input/Output Diagnosis Bus line pin. This pin is an open collector structure and is protected against overcurrent and

circuit shorts to V<sub>bat</sub> and V<sub>S</sub>. Whenever the open collector transistor turns "on" (TXD low), the Bus line is pulled to ground and the DIA pin current is internally limited to nominal value of 60 mA. The internal power transistor incorporates a thermal shutdown circuit which forces the DIA output "off" in the event of an over temperature condition. The DIA pin is also the C1 comparator input. It is protected against both positive and negative overvoltages by an internal 40 V zener diode. This pin exhibits a constant input current of 7.5  $\mu$ A.

#### Pin 10: Gnd

Ground reference for the entire device.

#### Pin 11: I1

Bus source current pin. It is normally tied to DIA pin and to the Bus line. The current source I1 delivers a nominal current of 3.0 mA at static "High" or "Low" levels of TXD. Only during "Low" to "High" transitions, does this current increase to a higher value so as to charge the key line capacitor (CI < 4.0 nF) in a short time (see Figures 3 and 4).

#### Pin 12: L

Input for C2 comparator. This pin is protected against both positive and negative overvoltage by a 40 V zener diode. This L Line is a second independent input. It can be used for wake up sequence in ISO diagnosis or as an additional input bus line. This pin exhibits a constant input current of 7.5  $\mu$ A.

#### Pin 13: VS

12 V typical, or  $V_{bat}$  supply pin for the device. This pin is protected against overvoltage transients.

#### Pin 14: REF-OUT

Internal reference voltage generator output pin. Its value depends on V<sub>S</sub> (V<sub>bat</sub>) values. This output can be directly connected to REF–IN–L and REF–IN–K, or through a resistor network. Maximum current capability is 50  $\mu$ A.

#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **()** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 $\Diamond$ 

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

